via_drm.h
001:
002:
003:
004:
005:
006:
007:
008:
009:
010:
011:
012:
013:
014:
015:
016:
017:
018:
019:
020:
021:
022:
023:
024: #ifndef _VIA_DRM_H_
025: #define _VIA_DRM_H_
026:
027: #include <drm/drm.h>
028:
029:
030:
031:
032:
033: #ifndef _VIA_DEFINES_
034: #define _VIA_DEFINES_
035:
036: #include <drm/via_drmclient.h>
037:
038: #define VIA_NR_SAREA_CLIPRECTS 8
039: #define VIA_NR_XVMC_PORTS 10
040: #define VIA_NR_XVMC_LOCKS 5
041: #define VIA_MAX_CACHELINE_SIZE 64
042: #define XVMCLOCKPTR(saPriv,lockNo) \
043: ((__volatile__ struct drm_hw_lock *)(((((unsigned long) (saPriv)->XvMCLockArea) + \
044: (VIA_MAX_CACHELINE_SIZE - 1)) & \
045: ~(VIA_MAX_CACHELINE_SIZE - 1)) + \
046: VIA_MAX_CACHELINE_SIZE*(lockNo)))
047:
048:
049:
050: #define VIA_NR_TEX_REGIONS 64
051: #define VIA_LOG_MIN_TEX_REGION_SIZE 16
052: #endif
053:
054: #define VIA_UPLOAD_TEX0IMAGE 0x1
055: #define VIA_UPLOAD_TEX1IMAGE 0x2
056: #define VIA_UPLOAD_CTX 0x4
057: #define VIA_UPLOAD_BUFFERS 0x8
058: #define VIA_UPLOAD_TEX0 0x10
059: #define VIA_UPLOAD_TEX1 0x20
060: #define VIA_UPLOAD_CLIPRECTS 0x40
061: #define VIA_UPLOAD_ALL 0xff
062:
063:
064: #define DRM_VIA_ALLOCMEM 0x00
065: #define DRM_VIA_FREEMEM 0x01
066: #define DRM_VIA_AGP_INIT 0x02
067: #define DRM_VIA_FB_INIT 0x03
068: #define DRM_VIA_MAP_INIT 0x04
069: #define DRM_VIA_DEC_FUTEX 0x05
070: #define NOT_USED
071: #define DRM_VIA_DMA_INIT 0x07
072: #define DRM_VIA_CMDBUFFER 0x08
073: #define DRM_VIA_FLUSH 0x09
074: #define DRM_VIA_PCICMD 0x0a
075: #define DRM_VIA_CMDBUF_SIZE 0x0b
076: #define NOT_USED
077: #define DRM_VIA_WAIT_IRQ 0x0d
078: #define DRM_VIA_DMA_BLIT 0x0e
079: #define DRM_VIA_BLIT_SYNC 0x0f
080:
081: #define DRM_IOCTL_VIA_ALLOCMEM DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_ALLOCMEM, drm_via_mem_t)
082: #define DRM_IOCTL_VIA_FREEMEM DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_FREEMEM, drm_via_mem_t)
083: #define DRM_IOCTL_VIA_AGP_INIT DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_AGP_INIT, drm_via_agp_t)
084: #define DRM_IOCTL_VIA_FB_INIT DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_FB_INIT, drm_via_fb_t)
085: #define DRM_IOCTL_VIA_MAP_INIT DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_MAP_INIT, drm_via_init_t)
086: #define DRM_IOCTL_VIA_DEC_FUTEX DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_DEC_FUTEX, drm_via_futex_t)
087: #define DRM_IOCTL_VIA_DMA_INIT DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_DMA_INIT, drm_via_dma_init_t)
088: #define DRM_IOCTL_VIA_CMDBUFFER DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_CMDBUFFER, drm_via_cmdbuffer_t)
089: #define DRM_IOCTL_VIA_FLUSH DRM_IO( DRM_COMMAND_BASE + DRM_VIA_FLUSH)
090: #define DRM_IOCTL_VIA_PCICMD DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_PCICMD, drm_via_cmdbuffer_t)
091: #define DRM_IOCTL_VIA_CMDBUF_SIZE DRM_IOWR( DRM_COMMAND_BASE + DRM_VIA_CMDBUF_SIZE, \
092: drm_via_cmdbuf_size_t)
093: #define DRM_IOCTL_VIA_WAIT_IRQ DRM_IOWR( DRM_COMMAND_BASE + DRM_VIA_WAIT_IRQ, drm_via_irqwait_t)
094: #define DRM_IOCTL_VIA_DMA_BLIT DRM_IOW(DRM_COMMAND_BASE + DRM_VIA_DMA_BLIT, drm_via_dmablit_t)
095: #define DRM_IOCTL_VIA_BLIT_SYNC DRM_IOW(DRM_COMMAND_BASE + DRM_VIA_BLIT_SYNC, drm_via_blitsync_t)
096:
097:
098:
099:
100:
101:
102: #define VIA_TEX_SETUP_SIZE 8
103:
104:
105:
106: #define VIA_FRONT 0x1
107: #define VIA_BACK 0x2
108: #define VIA_DEPTH 0x4
109: #define VIA_STENCIL 0x8
110: #define VIA_MEM_VIDEO 0
111: #define VIA_MEM_AGP 1
112: #define VIA_MEM_SYSTEM 2
113: #define VIA_MEM_MIXED 3
114: #define VIA_MEM_UNKNOWN 4
115:
116: typedef struct {
117: __u32 offset;
118: __u32 size;
119: } drm_via_agp_t;
120:
121: typedef struct {
122: __u32 offset;
123: __u32 size;
124: } drm_via_fb_t;
125:
126: typedef struct {
127: __u32 context;
128: __u32 type;
129: __u32 size;
130: unsigned long index;
131: unsigned long offset;
132: } drm_via_mem_t;
133:
134: typedef struct _drm_via_init {
135: enum {
136: VIA_INIT_MAP = 0x01,
137: VIA_CLEANUP_MAP = 0x02
138: } func;
139:
140: unsigned long sarea_priv_offset;
141: unsigned long fb_offset;
142: unsigned long mmio_offset;
143: unsigned long agpAddr;
144: } drm_via_init_t;
145:
146: typedef struct _drm_via_futex {
147: enum {
148: VIA_FUTEX_WAIT = 0x00,
149: VIA_FUTEX_WAKE = 0X01
150: } func;
151: __u32 ms;
152: __u32 lock;
153: __u32 val;
154: } drm_via_futex_t;
155:
156: typedef struct _drm_via_dma_init {
157: enum {
158: VIA_INIT_DMA = 0x01,
159: VIA_CLEANUP_DMA = 0x02,
160: VIA_DMA_INITIALIZED = 0x03
161: } func;
162:
163: unsigned long offset;
164: unsigned long size;
165: unsigned long reg_pause_addr;
166: } drm_via_dma_init_t;
167:
168: typedef struct _drm_via_cmdbuffer {
169: char *buf;
170: unsigned long size;
171: } drm_via_cmdbuffer_t;
172:
173:
174:
175:
176: typedef struct _drm_via_tex_region {
177: unsigned char next, prev;
178: unsigned char inUse;
179: int age;
180: } drm_via_tex_region_t;
181:
182: typedef struct _drm_via_sarea {
183: unsigned int dirty;
184: unsigned int nbox;
185: struct drm_clip_rect boxes[VIA_NR_SAREA_CLIPRECTS];
186: drm_via_tex_region_t texList[VIA_NR_TEX_REGIONS + 1];
187: int texAge;
188: int ctxOwner;
189: int vertexPrim;
190:
191:
192:
193:
194:
195:
196:
197: char XvMCLockArea[VIA_MAX_CACHELINE_SIZE * (VIA_NR_XVMC_LOCKS + 1)];
198:
199: unsigned int XvMCDisplaying[VIA_NR_XVMC_PORTS];
200: unsigned int XvMCSubPicOn[VIA_NR_XVMC_PORTS];
201: unsigned int XvMCCtxNoGrabbed;
202:
203:
204:
205: unsigned int pfCurrentOffset;
206: } drm_via_sarea_t;
207:
208: typedef struct _drm_via_cmdbuf_size {
209: enum {
210: VIA_CMDBUF_SPACE = 0x01,
211: VIA_CMDBUF_LAG = 0x02
212: } func;
213: int wait;
214: __u32 size;
215: } drm_via_cmdbuf_size_t;
216:
217: typedef enum {
218: VIA_IRQ_ABSOLUTE = 0x0,
219: VIA_IRQ_RELATIVE = 0x1,
220: VIA_IRQ_SIGNAL = 0x10000000,
221: VIA_IRQ_FORCE_SEQUENCE = 0x20000000
222: } via_irq_seq_type_t;
223:
224: #define VIA_IRQ_FLAGS_MASK 0xF0000000
225:
226: enum drm_via_irqs {
227: drm_via_irq_hqv0 = 0,
228: drm_via_irq_hqv1,
229: drm_via_irq_dma0_dd,
230: drm_via_irq_dma0_td,
231: drm_via_irq_dma1_dd,
232: drm_via_irq_dma1_td,
233: drm_via_irq_num
234: };
235:
236: struct drm_via_wait_irq_request {
237: unsigned irq;
238: via_irq_seq_type_t type;
239: __u32 sequence;
240: __u32 signal;
241: };
242:
243: typedef union drm_via_irqwait {
244: struct drm_via_wait_irq_request request;
245: struct drm_wait_vblank_reply reply;
246: } drm_via_irqwait_t;
247:
248: typedef struct drm_via_blitsync {
249: __u32 sync_handle;
250: unsigned engine;
251: } drm_via_blitsync_t;
252:
253:
254:
255:
256:
257:
258:
259: typedef struct drm_via_dmablit {
260: __u32 num_lines;
261: __u32 line_length;
262:
263: __u32 fb_addr;
264: __u32 fb_stride;
265:
266: unsigned char *mem_addr;
267: __u32 mem_stride;
268:
269: __u32 flags;
270: int to_fb;
271:
272: drm_via_blitsync_t sync;
273: } drm_via_dmablit_t;
274:
275: #endif
276:
© Andrew Scott 2006 -
2025,
All Rights Reserved